View IBM13T8644HPC_2948987.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 1 of 17 features ? 144 pin jedec standard, 8 byte small outline dual-in-line memory module ? 8mx64 synchronous dram so dimm ?low power ? performance: ? inputs and outputs are lvttl (3.3v) compatible ? single 3.3v 0.3v power supply ? single pulsed ras interface ? sdrams have 4 internal banks ? fully synchronous to positive clock edge ? programmable operation: - cas latency: 2, 3 - burst type: sequential or interleave - burst length: 1, 2, 4, 8, full-page (full- page supports sequential burst only) - operation: burst read and write or multiple burst read with single write ? data mask for byte read/write control ? auto refresh (cbr) and self refresh ? automatic and controlled precharge commands ? suspend mode and power down mode ? 12/9/2 addressing (row/column/bank) ? 4096 refresh cycles distributed across 64ms ? serial presence detect ? card size: - 2.66" x 1.15" x 0.149" (ibm13t8644hpb) - 2.66" x 1.05" x 0.149" (IBM13T8644HPC) ? gold contacts ? sdram s in tsop type ii package description ibm13t8644hpb and IBM13T8644HPC are 144-pin synchronous dram small outline dual in-line memory modules (so dimms) organized as 8mx64 high-speed memory arrays. these so dimms use eight 8mx8 sdrams in 400mil tsop ii packages. they achieve high speed data transfer rates of up to 100mhz by employing a prefetch/pipe- line hybrid architecture that supports the jedec 1n rule while allowing very low burst power. the so dimm is intended to comply with all jedec standards set for 144 pin sdram so dimms. all control, address, and data input/output circuits are synchronized with the positive edge of the exter- nally supplied clock inputs. all inputs are sampled at the positive edge of each externally supplied clock (ck0, ck1). internal operating modes are defined by combinations of the ras, cas, we, s0, dqmb, and cke0 signals. a command decoder initiates the necessary timings for each operation. a 12 bit address bus accepts address information in a row/column multiplexing arrangement. prior to any access operation, the cas latency, burst type, burst length, and burst operation type must be programmed into the so dimm by address inputs a0-a9 during the mode register set cycle. the so dimm uses serial presence detects imple- mented via a serial eeprom using the two pin iic protocol. the first 128 bytes of serial pd data are used by the dimm manufacturer. the last 128 bytes are available to the customer. all ibm 144-pin so dimms provide a high perfor- mance, flexible 8-byte interface in a 2.66" long space-saving footprint. related products are in the edo dram so dimm family. -360 -10 units cas latency 3 3 f ck clock frequency 100 100 mhz t ck clock cycle 10 10 ns t ac clock access time 6 7 ns card outline 1 143 (front) (back) 2 59 60 61 62 144 ibm11m4730c4m x 72 e12/10, 5.0v, au. discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 2 of 17 01l5951.e24562b 5/99 pin description ck0, ck1 clock inputs dq0 - dq63 data input/output cke0 clock enable dqmb0 - dqmb7 data mask ras row address strobe v dd power (3.3v) 6/8/98 cas column address strobe v ss ground we write enable nc no connect s0 chip select scl serial presence detect clock input a0 - a9, a11 address inputs sda serial presence detect data input/output a10/ap address input/autoprecharge sa0-2 serial presence detect address inputs ba0 - ba1 sdram bank address pinout pin# front side pin# back side pin# front side pin# back side pin# front side pin# back side pin# front side pin# back side 1 v ss 2 v ss 37 dq8 38 dq40 71 nc 72 nc 107 v ss 108 v ss 3 dq0 4 dq32 39 dq9 40 dq41 73 du 74 ck1 109 a9 110 ba1 5 dq1 6 dq33 41 dq10 42 dq42 75 v ss 76 v ss 111 a10/a p 112 a11 7 dq2 8 dq34 43 dq11 44 dq43 77 nc 78 nc 113 v dd 114 v dd 9 dq3 10 dq35 45 v dd 46 v dd 79 nc 80 nc 115 dqmb 2 116 dqm b6 11 v dd 12 v dd 47 dq12 48 dq44 81 v dd 82 v dd 117 dqmb 3 118 dqm b7 13 dq4 14 dq36 49 dq13 50 dq45 83 dq16 84 dq48 119 v ss 120 v ss 15 dq5 16 dq37 51 dq14 52 dq46 85 dq17 86 dq49 121 dq24 122 dq56 17 dq6 18 dq38 53 dq15 54 dq47 87 dq18 88 dq50 123 dq25 124 dq57 19 dq7 20 dq39 55 v ss 56 v ss 89 dq19 90 dq51 125 dq26 126 dq58 21 v ss 22 v ss 57 nc 58 nc 91 v ss 92 v ss 127 dq27 128 dq59 23 dqmb0 24 dqmb 4 59 nc 60 nc 93 dq20 94 dq52 129 v dd 130 v dd 25 dqmb1 26 dqmb 5 voltage key 95 dq21 96 dq53 131 dq28 132 dq60 27 v dd 28 v dd 61 ck0 62 cke0 97 dq22 98 dq54 133 dq29 134 dq61 29 a0 30 a3 63 v dd 64 v dd 99 dq23 100 dq55 135 dq30 136 dq62 31 a1 32 a4 65 ras 66 cas 101 v dd 102 v dd 137 dq31 138 dq63 33 a2 34 a5 67 we 68 nc 103 a6 104 a7 139 v ss 140 v ss 35 v ss 36 v ss 69 s0 70 nc 105 a8 106 ba0 141 sda 142 scl 143 v dd 144 v dd ordering information part number organization clock cycle leads dimension power ibm13t8644hpb-10t 8mx64 10ns gold 2.66" x 1.15" x 0.149" 3.3v IBM13T8644HPC-10t 2.66" x 1.05" x 0.149" discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 3 of 17 8m x 64 sdram so dimm block diagram dq0 dq1 dq2 dq3 dqm cs we d0 v dd v ss d0 - d7 d0 - d7 a0 - a11 a0-a11: sdrams d0 - d7 we s0 dqmb0 dq4 dq5 dq6 dq7 dq8 dq9 dq10 dq11 dqm cs we d1 dq12 dq13 dq14 dq15 dq16 dq17 dq18 dq19 dqm cs we d2 dq20 dq21 dq22 dq23 dq24 dq25 dq26 dq27 dqm cs we d3 dq28 dq29 dq30 dq31 dqmb1 dqmb2 dqmb3 dq32 dq33 dq34 dq35 dqm cs we d4 dqmb4 dq36 dq37 dq38 dq39 dq40 dq41 dq42 dq43 dqm cs we d5 dq44 dq45 dq46 dq47 dq48 dq49 dq50 dq51 dqm cs we d6 dq52 dq53 dq54 dq55 dq56 dq57 dq58 dq59 dqm cs we d7 dq60 dq61 dq62 dq63 dqmb5 dqmb6 dqmb7 ras ras: sdrams d0 - d7 cas cas: sdrams d0 - d7 cke0 cke: sdrams d0 - d7 * clock wiring *ck0 clock input sdrams *ck1 4 sdrams * wire per clock loading table/wiring diagrams a0 serial pd a1 a2 scl sda 4 sdrams ba0 - ba1 ba0-ba1: sdrams d0 - d7 discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 4 of 17 01l5951.e24562b 5/99 input/output functional description symbol type signal polarity function ck0, ck1 input pulse positive edge the system clock inputs. all of the sdram inputs are sampled on the rising edge of their associated clock. cke0, cke1 input level active high activates the ck0 and ck1 signals when high and deactivates them when low. by deactivating the clocks, cke0 low initiates the power down mode, suspend mode, or the self refresh mode. s0 input pulse active low enables the associated sdram command decoder when low and disables the command decoder when high. when the command decoder is disabled, new commands are ignored but previous operations continue. ras, cas we input pulse active low when sampled at the positive rising edge of the clock, cas, ras, and we define the operation to be executed by the sdram. ba0, ba1 input level selects which sdram bank is to be active. a0 - a9, a11, a10/ap input level during a bank activate command cycle, a0-a11 defines the row address (ra0-ra11) when sampled at the rising clock edge. during a read or write command cycle, a0-a7 defines the column address (ca0-ca8) when sampled at the rising clock edge. in addition to the column address, ap is used to invoke autoprecharge operation at the end of the burst read or write cycle. if ap is high, autoprecharge is selected and ba0 defines the bank to be precharged (low = bank a, high = bank b). if ap is low, autoprecharge is disabled. during a precharge command cycle, ap is used in conjunction with ba0 to control which bank(s) to precharge. if ap is high, both bank a and bank b will be precharged regard- less of the state of ba0. if ap is low, then ba0 is used to define which bank to precharge. dq0 - dq63 input output level data input/output pins operate in the same manner as on conventional drams. dqmb0 - dqmb7 input pulse active high the data input/output mask places the dq buffers in a high impedance state when sam- pled high. in read mode, dqm has a latency of two clock cycles and controls the output buffers like an output enable. in write mode, dqm has a latency of zero and operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if dqm is high. sda input output level serial data. bidirectional signal used to transfer data into and out of the serial presence detect eeprom. since the sda signal is open drain/open collector at the eeprom, a pull-up resistor is required on the system board. scl input pulse serial clock. used to clock all serial presence detect data into and out of the eeprom. since the scl signal is inactive in the high state, a pull-up resistor is recommended on the system board. v dd , v ss supply power and ground for the module. discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 5 of 17 serial presence detect (part 1 of 2) byte # description spd entry value serial pd data entry (hexadecimal) notes 0 number of serial pd bytes written during production 128 80 1 total number of bytes in serial pd device 256 08 2 fundamental memory type sdram 04 3 number of row addresses on assembly 12 0c 4 number of column addresses on assembly 9 09 5 number of dimm banks 1 01 6 - 7 data width of assembly x64 4000 8 voltage interface level of this assembly lvttl 01 9 sdram device cycle time at cl = 3 10.0ns a0 10 sdram device access time from clock at cl=3 7.0ns 70 11 dimm configuration type non-parity 00 12 refresh rate/type sr/1x(15.625 m s) 80 13 primary sdram device width x8 08 14 error checking sdram device width n/a 00 15 sdram device attr: min ck delay, random col access 1 clock 01 16 sdram device attributes: burst lengths supported 1,2,4,8, full page 8f 17 sdram device attributes: number of device banks 4 04 18 sdram device attributes: cas latencies supported 2, 3 06 19 sdram device attributes: cs latency 0 01 20 sdram device attributes: we latency 0 01 21 sdram module attributes unbuffered 00 22 sdram device attributes: general wr-1/rd burst, precharge all, auto-precharge, v dd 10% 0e 23 minimum clock cycle at cl=2 15.0ns f0 24 maximum data access time (t ac ) from clock at cl=2 8.0ns 80 25 minimum clock cycle time at cl=1 n/a 00 26 maximum data access time (t ac ) from clock at cl=1 n/a 00 27 minimum row precharge time (t rp ) 30ns 1e 28 minimum row active to row active delay (t rrd ) 20ns 14 29 minimum ras to cas delay (t rcd ) 30ns 1e 30 minimum ras pulse width (t ras ) 60ns 3c 31 module bank density 64mb 10 32 address and command setup time before clock 3.0 30 33 address and command hold time after clock 1.0 10 34 data input setup time before clock 3.0 30 35 data input hold time after clock 1.0 10 36 - 61 reserved undefined 00 62 spd revision 2 02 63 checksum for bytes 0 - 62 checksum data cc 1 64 - 71 manufacturers jedec id code ibm a400000000000000 1. cc = checksum data byte, 00-ff (hex) 2. r = alphanumeric revision code, a-z, 0-9 3. rr = ascii coded revision code byte r 4. yy = binary coded decimal year code, 00-99 (decimal) 00-63 (hex) 5. ww = binary coded decimal week code, 01-53 (decimal) 01-35 (hex) 6. ss = serial number data byte, 00-ff (hex) discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 6 of 17 01l5951.e24562b 5/99 72 module manufacturing location toronto, canada 91 vimercate, italy 53 73 - 90 module part number ascii 13t8644hpr-10t 313354383634344850 rr2d31305420202020 2, 3 91 - 92 module revision code r plus ascii blank rr20 93 - 94 module manufacturing date year/week code yyww 4, 5 95 - 98 module serial number serial number ssssssss 6 99 - 125 reserved undefined 00 126 module supports this clock frequency 66 mhz 66 127 attributes for clock frequency defined in byte 126 2, 3 c6 128 - 255 open for customer use undefined 00 serial presence detect (part 2 of 2) byte # description spd entry value serial pd data entry (hexadecimal) notes 1. cc = checksum data byte, 00-ff (hex) 2. r = alphanumeric revision code, a-z, 0-9 3. rr = ascii coded revision code byte r 4. yy = binary coded decimal year code, 00-99 (decimal) 00-63 (hex) 5. ww = binary coded decimal week code, 01-53 (decimal) 01-35 (hex) 6. ss = serial number data byte, 00-ff (hex) discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 7 of 17 absolute maximum ratings symbol parameter rating units notes v dd power supply voltage - 0.3 to + 4.6 v 1 v in input voltage sdram devices - 0.3 to + v dd + 0.3 serial pd device - 0.3 to + 6.5 v out output voltage sdram devices - 0.3to + v dd + 0.3 serial pd device - 0.3 to + 6.5 t opr operating temperature 0 to + 70 c 1 t stg storage temperature - 55 to + 125 c 1 p d power dissipation 1.6 w 1, 2 i out short circuit output current 50 ma 1 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operati onal sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect r eli- ability. 2. power is calculated using i dd5 @ 3.6volt and - 360 speed. recommended dc operating conditions (t a = 0 to 70 c) symbol parameter rating units notes min. typ. max. v dd supply voltage 3.0 3.3 3.6 v 1 v ih input high voltage 2.0 3.0 v dd + 0.3 v 1 v il input low voltage - 0.3 0.0 0.8 v 1 1. all voltages referenced to v ss . capacitance (t a = 25 c, f = 1mhz, v dd = 3.3v 0.3v) symbol parameter organization 8mx64 max units c i1 input capacitance (a0 - a9, a10/ap, a11, ba0,ba1, ras, cas, we) 53 pf c i2 input capacitance (cke, cke0) 49 pf c i3 input capacitance ( s0) 50 pf c i4 input capacitance (ck0, ck1) 38 pf c i5 input capacitance (dqmb0 - dqmb7) 9 pf c i6 input capacitance (scl) 12 pf c io1 input/output capacitance (dq0 - dq63) 11 pf c io2 input/output capacitance (sda) 15 pf discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 8 of 17 01l5951.e24562b 5/99 dc output load circuit output characteristics (t a = 0 to +70?c, v dd = 3.3v 0.3v) symbol parameter 8x64 units notes min. max. i i(l) input leakage current, any input (0.0v v in v dd ), all other pins not under test = 0v ras, cas, we, cke0, ck0, a0-a9, a10/ap, a11, ba0, ba1 - 16 + 16 m a s0 - 16 + 16 dqmb0-7 - 2 + 2 dq0 - 63 - 2 + 2 scl, sda - 2 + 2 i o(l) output leakage current (d out is disabled, 0.0v v out v dd ) dq0 - 63, sda - 2 + 2 m a v oh output level (lvttl) output h level voltage (i out = - 2.0ma) 2.4 v 1 v ol output level (lvttl) output l level voltage (i out = + 2.0ma) 0.4 1. see dc output load circuit. output 1200 50pf 3.3 v 870 v oh (dc) = 2.4v, i oh =- 2ma v ol (dc) = 0.4v, i ol = 2ma discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 9 of 17 operating, standby and refresh currents (t a = 0 to + 70 c, v dd = 3.3v 0.3v) parameter symbol test condition units notes operating current t rc = t rc (min), t ck = min active-precharge command cycling without burst operation i dd1 1 bank operation 440 ma 1, 2 precharge standby current in power down mode i dd2p cke v il (max), t ck = min, s0, s1 = v ih (min) 8ma i dd2ps cke v il (max), t ck = infinity, s0, s1 = v ih (min) 8ma precharge standby current in non- power down mode i dd2n cke 3 v ih (min), t ck = min, s0, s1 = v ih ( min) 200 ma 3 i dd2ns cke 3 v ih (min), t ck = infinity, s0, s1 = v ih ( min) 40 ma 4 no operating current (active state: 4 bank) i dd3n cke 3 v ih (min), t ck = min, s0, s1 = v ih ( min) 240 ma 3 i dd3p cke v il (max), t ck = min, s0, s1 = v ih ( min) (power down mode) 56 ma 5 burst operating current i dd4 t ck = min, read/ write command cycling 720 ma 2, 6 auto (cbr) refresh current i dd5 t ck = min, cbr command cycling 880 ma self refresh current i dd6 cke0 0.2v 3.2 ma serial pd device standby current i sb5 v in = gnd or v dd 30 m a 7 serial pd device active power supply current i cca scl clock frequency = 100khz 1ma 8 1. these parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t ck and t rc . input signals are changed up to three times during t rc (min). 2. the speci?ed values are obtained with the output open. 3. input signals are changed once during three clock cycles. 4. input signals are stable. 5. active standby current will be higher if clock suspend is entered during a burst read cycle (add 1ma per dq). 6. input signals are changed once during t ck (min). 7. v dd = 3.3v. 8. input pulse levels v dd x 0.1 to v dd x 0.9, input rise and fall times 10ns, input and output timing levels v dd x 0.5, output load 1 ttl gate and cl = 100pf. discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 10 of 17 01l5951.e24562b 5/99 ac characteristics (t a = 0 to + 70 c, v dd = 3.3v 0.3v) 1. an initial pause of 200 m s, with dqmb0-7 and cke0 held high, is required after power-up. a precharge all banks command must be given followed by a minimum of eight auto (cbr) refresh cycles before or after the mode register set operation. 2. the transition time is measured between v ih and v il (or between v il and v ih ). 3. in addition to meeting the transition rate speci?cation, the ck0, ck2, and cke0 signals must transit between v ih and v il (or between v il and v ih ) in a monotonic manner. 4. load circuit a: ac timing tests have v il = 0.4 v and v ih = 2.4 v with the timing referenced to the 1.40v crossover point. 5. load circuit a: ac measurements assume t t = 1.0 ns. 6. load circuit b: ac timing tests have v il = 0.8 v and v ih = 2.0 v with the timing referenced to the 1.40v crossover point. 7. load circuit b: ac measurements assume t t = 1.2 ns. ac characteristics diagrams clock and clock enable parameters symbol parameter - 10 units notes min. max. t ck3 clock cycle time, cas latency = 3 10 1000 ns t ck2 clock cycle time, cas latency = 2 15 1000 ns t ac3 (a) clock access time, cas latency = 3 7ns 1 t ac2 (a) clock access time, cas latency = 2 8ns 1 t ac3 (b) clock access time, cas latency = 3 9ns 2 t ac2 (b) clock access time, cas latency = 2 9ns 2 t ckh clock high pulse width 3 ns 3 t ckl clock low pulse width 3 ns 3 t ces clock enable setup time 3 ns t ceh clock enable hold time 1 ns t sb power down mode entry time 0 10 ns t t transition time (rise and fall) 0.5 10 ns 1. access time is measured at 1.4v. in ac characteristics section, see notes 1, 2, 3, 4, and 5, and load circuit a. 2. access time is measured at 1.4v. in ac characteristics section, see notes 1, 2, 3, 6, and 7, and load circuit b. 3. t ckh is the pulse width of ck measured from the positive edge to the negative edge referenced to v ih (min). t ckl is the pulse width of ck measured from the negative edge to the positive edge referenced to v il (max). output input clock t oh t setup t hold t ac t lz 1.4v 1.4v 1.4v t t v tt = 1.4v output 50 50pf z o = 50 w ac output load circuit (a) t ckh t ckl output 50pf z o = 50 w ac output load circuit (b) v il v ih discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 11 of 17 common parameters symbol parameter - 10 units notes min. max. t cs command setup time 3 ns t ch command hold time 1 ns t as address and bank select setup time 3 ns t ah address and bank select hold time 1 ns t rcd ras to cas delay 30 ns 1 t rc bank cycle time 90 ns 1 t ras active command period 60 100000 ns 1 t rp precharge time 30 ns 1 t rrd bank to bank delay time 20 ns 1 t ccd cas to cas delay time 1 ck 1. these parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number). mode register set cycle symbol parameter - 10 units notes min. max. t rsc mode register set cycle time 20 ns 1 1. these parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number). read cycle symbol parameter - 10 units notes min. max. t oh data out hold time 3 ns t lz data out to low impedance time 0 ns t hz3 data out to high impedance time 3 7 ns 1 t hz2 data out to high impedance time 3 8 ns 1 t dqz dqm data out disable latency 2 ck 1. referenced to the time at which the output achieves the open circuit condition, not to output voltage levels. discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 12 of 17 01l5951.e24562b 5/99 refresh cycle symbol parameter units notes t ref refresh period ms 1 t srex self refresh exit time ns 1. 4096 cycles. write cycle symbol parameter - 10 units min. max. t ds data in setup time 3 ns t dh data in hold time 1 ns t dpl3 data input to precharge, cl = 3 10 ns t dpl2 data input to precharge, cl = 2 15 ns t dqw dqm write mask latency 0 ck presence detect read and write cycle symbol parameter min. max. units notes f scl scl clock frequency 100 khz t i noise suppression time constant at scl, sda inputs 100 ns t aa scl low to sda data out valid 0.3 3.5 m s t buf time the bus must be free before a new transmission can start 4.7 m s t hd:sta start condition hold time 4.0 m s t low clock low period 4.7 m s t high clock high period 4.0 m s t su:sta start condition setup time (for a repeated start condition) 4.7 m s t hd:dat data in hold time 0 m s t su:dat data in setup time 250 ns t r sda and scl rise time 1 m s t f sda and scl fall time 300 ns t su:sto stop condition setup time 4.7 m s t dh data out hold time 300 ns t wr write cycle time 15 ms 1 1. the write cycle time (t wr ) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. during the write cycle, the bus interface circuits are disabled, sda is allowed to remain high per the bus-level pull-up resis- tor, and the device does not respond to its slave address. discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 13 of 17 functional description and timing diagrams refer to the ibm 64mb synchronous dram data sheet, document 19l3264.e35855a, for the functional description and timing diagrams for sdram operation. refer to the ibm application notes: serial presence detect on memory dimms and sdram presence detect definitions for the serial presence detect functional description and timings. all ac timing information refers to the timings at the sdram devices. clock frequency and latency symbol parameter - 10 units f ck clock frequency 100 66 mhz t ck clock cycle time 10 15 ns t aa cas latency 3 2 ck t rp precharge time 3 2 ck t rcd ras to cas delay 3 2 ck t rc bank cycle time 9 6 ck t ras minimum bank active time 6 4 ck t dpl data in to precharge 1 1 ck t dal data in to active/refresh 4 3 ck t rrd bank to bank delay time 2 2 ck t ccd cas to cas delay time 1 1 ck t wl write latency 0 0 ck t dqw dqm write mask latency 0 0 ck t dqz dqm data disable latency 2 2 ck t csl clock suspend latency 1 1 ck discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 14 of 17 01l5951.e24562b 5/99 layout drawing (ibm13t8644hpb) 67.60 2.661 (2x) 0 1.800 .0709 3.30 .1299 63.60 2.504 32.80 1.293 2.00 min .0787 front 4.00 .157 29.21 20.00 1.15 .7874 6.00 .236 23.2 .9134 24.5 .9646 4.60 .1811 2.50 .0984 4.00 0.10 .1575 .0039 1.50 0.10 .0591 0.0039 0.60 0.05 width .0236 0.80 typ pitch .0315 2.55 .1004 0.25 max 0.009 note: all dimensions are typical unless otherwise stated. millimeters inches 3.80 max 0.1496 side 6.269 1.00 .039 0.10 .0039 .2468 min discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm 01l5951.e24562b 5/99 ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 15 of 17 layout drawing (IBM13T8644HPC) 67.60 2.661 (2x) 0 1.800 .0709 3.30 .1299 63.60 2.504 32.80 1.293 2.00 min .0787 front 4.00 .157 26.67 20.00 1.05 . 7874 6.00 .236 23.2 .9134 24.5 .9646 4.60 .1811 2.50 .0984 4.00 0.10 .1575 .0039 1.50 0.10 .0591 .0039 0.60 .05 width .0236 0.80 typ pitch .0315 2.55 .1004 0.25 max 0.009 note: all dimensions are typical unless otherwise stated. millimeters inches 3.80 max 0.1496 side 6.269 1.00 + _ .039 + _ 0.10 .0039 .2468 min discontinued (8/99 - last order; 12/99 - last ship)
ibm13t8644hpb IBM13T8644HPC 8m x 64 sdram so dimm ?ibm corporation. all rights reserved. use is further subject to the provisions at the end of this document. page 16 of 17 01l5951.e24562b 5/99 revision log rev contents of modi?cation 4/98 initial release. 6/98 changes to leakage current, idd3p, clock access to reflect changes to sdram specification. updated serial presence detect table with spd rev2 data. 8/98 add -360 speed, change dq capacitance to 9pf, add clock frequency and latency table. remove ibm13t8644hc standard power so dimm. 9/98 add IBM13T8644HPC - 1.05" card height; fix typo on page 7; byte #32 added - 360/ - 10 designation. corrected typos in operating, standby and refresh current notes & numbering. 3/99 change i cc2p , i cc2ps , i cc3p , i cc5 ; change dq capacitance. 5/99 changed line 127 in serial presence detect table. discontinued (8/99 - last order; 12/99 - last ship)
intern ational business machines corp.1999 copyright printed in the united states of america all rights reserved ibm and the ibm logo are registered trademarks of the ibm corporation. this document may contain preliminary information and is subject to change by ibm without notice. ibm assumes no responsibility or liability for any use of the information contained herein. nothing in this document shall operate as an express or implied lice nse or indemnity under the intellectual property rights of ibm or third parties. the products described in this document are not inten ded for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. no warranties of any kind, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose, are offered in this document . for more information contact your ibm microelectronics sales representative or visit us on world wide web at http://www.chips.ibm.com ibm microelectronics manufacturing is iso 9000 compliant. a discontinued (8/99 - last order; 12/99 - last ship)

▲Up To Search▲

Price & Availability of IBM13T8644HPC

	To Download IBM13T8644HPC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .